Designing a 4x4 Wallace Tree Multiplier Circuit Using Reversible Logic In QCA Technology

Arabali, Milad; Bagherizadeh, Mehdi

doi:10.22075/jme.2025.34348.2679

Designing a 4x4 Wallace Tree Multiplier Circuit Using Reversible Logic In QCA Technology

Document Type : Computer Article

Authors

Milad Arabali ¹

Mehdi Bagherizadeh ²

¹ Department of Computer Engineering, SR.C., Islamic Azad University, Tehran, Iran

² Department of Computer Engineering, Raf.C., Islamic Azad University, Rafsanjan, Iran

10.22075/jme.2025.34348.2679

Abstract

Quantum-dot Cellular Automata (QCA) technology, due to its unique structure, ultra-low power consumption, and high operating speed, has emerged as a promising alternative to semiconductor transistors. This research aims to design and implement a reversible 4×4 Wallace tree multiplier with optimized propagation delay, speed, and hardware resource usage. In this regard, a reversible 4:2 compressor along with reversible half and full adders within the QCA technology were employed. The proposed design was simulated using the QCA Designer tool, demonstrating that the multiplier consists of approximately 50 quantum cells, with a latency of four clock phases and an approximate area of 0.15 µm². Compared to previous designs, it achieves nearly 20% improvement in speed and approximately 30% reduction in power consumption. The key innovation lies in the use of reversible logic and a 4:2 compressor to reduce delay and energy consumption while maintaining high multiplier performance in QCA technology, thereby achieving an optimal balance among speed, power consumption, and circuit area.

Keywords

Quantum cellular automata

Nanotechnology

Full adder

Multiplier

Reversible logic.

Subjects

Computer Engneering

[1] Snider, G. L., A. O. Orlov, I. Amlani, G. H. Bernstein, C. S. Lent, J. L. Merz, and W. Porod. "A functional cell for quantum-dot cellular automata." Solid State Electronics 42, no. 7 (1998): 1355–1359.

[2] Lent, C. S., P. D. Tougaw, W. Porod, and G. H. Bernstein."Quantum cellular automata." Nanotechnology 4, no. 1 (1993): 49–52.

[3] Lent, C. S., and P. D. Tougaw."A device architecture for computing with quantum dots." Proceedings of the IEEE 85, no. 4 (1997): 541–557.

[4] Cho, H., and E. E. Swartzlander Jr."Adder and multiplier design in quantum-dot cellular automata." IEEE Transactions on Computers 58, no. 6 (2009): 721–727.

[5] Kianpour, M., R. Sabbaghi-Nadooshan, and K. Navi."A novel design of 8-bit adder/subtractor by quantum-dot cellular automata." Journal of Computer and System Sciences 80, no. 7 (2014): 1404–1414. (in Persian)

[6] Faraji, H., and M. Mosleh."A fast Wallace-based parallel multiplier in quantum-dot cellular automata." International Journal of Nano Dimensions 9, no. 1 (2018): 68–77. (in Persian)

[7] Gudivada, A., and A. Arunkumar."Design of area-efficient high-speed 4×4 Wallace tree multiplier using quantum-dot cellular automata." International Journal of Nano Dimensions 12, no. 2 (2021): 1515–1523.

[8] Sooriamala, A. P., and V. Sherlin Solomi."Design of multiplexers using reversible logic technique." International Journal of Nano Dimensions 14, no. 1 (2023): 55–61.

[9] Hemalatha, K. N., and B. G. Sangeetha."Efficient design of compact 8-bit Wallace tree multiplier using reversible logic." International Journal of Computer Applications 182, no. 12 (2023): 30–35.

[10] Sharmila, G., and H. Sidharth."High performance, low power Wallace tree multiplier." International Journal of VLSI Design 14, no. 2 (2023): 20–24.

[11] Arul Teen, Y. P., and M. Subha."Programmable multiplier circuit designed for quantum-dot cellular automata devices." International Journal of Emerging Trends in Engineering Research 8, no. 5 (2020): 20–24.

[12] Mummudi, M. M., S. Sujith, S. Anita Angeline, and P. Sasi Priya."High performance Wallace tree multiplier using majority gate-based adders." International Journal of Nanoelectronics and Materials 14, no. 2 (2021): 125–134.

[13] Jothimani, S., M. Mugunthan, M. Kishore Kumar, and S. Harish Krithik Roshan. "Vlsi design of majority logic based wallace tree multiplier." In 2023 7th International Conference on Computing Methodologies and Communication (ICCMC), pp. 967-971. IEEE, 2023.

[14] Ram, G. C., M. V. Subbarao, D. R. Varma, and M. P. Kumar."Delay enhancement of Wallace tree multiplier with binary to excess-1 converter." Proceedings of the 5th International Conference on Smart Systems and Inventive Technology (ICSSIT), Tirunelveli, India, (2023): 113–117.

[15] Kavana, L., and GN Keshava Murthy. "Power and Area-Efficient Multiplier Architectures: A Comparative Study of Array, Dadda, Booth, Wallace Tree, and Vedic Multipliers." In 2025 3rd International Conference on Smart Systems for applications in Electrical Sciences (ICSSES), pp. 1-6. IEEE, 2025.

[16] Verma, M., S. Sharma, and S. S. Rout."A comparative study of Wallace tree multiplier and binary multiplier performance." Proceedings of the International Conference on Communication, Control, and Intelligent Systems (CCIS), Mathura, India, (2024): 1–6.

[17] Petla, S. T., V. S. Chowdam, P. Ponkala, T. Nichenametla, and P. Polturu."Comparative analysis of energy-efficient approximate multiplier and Wallace tree multiplier for error-tolerant applications." Proceedings of the 3rd International Conference on Device Intelligence, Computing and Communication Technologies (DICCT), Dehradun, India, (2025): 378–383.

[18] Ramesh, K., R. Bolimera, S. Alle, S. Surajkumar, P. Harshavardhan, and S. Shanavaz."Design of high-speed Wallace tree multiplier using full-adder." Proceedings of the International BIT Conference (BITCON), Dhanbad, India, (2024): 1–4.

[19] Ajithkumar, P. R., I. Gokulakrishnan, and R. Senthamizh Selvi. "Wallace Tree Multiplier Using Reversible Logic With Brent-Kung Adder." In 2025 International Conference on Recent Advances in Electrical, Electronics, Ubiquitous Communication, and Computational Intelligence (RAEEUCCI), pp. 1-6. IEEE, 2025.