Analysis and Design of a New Voltage Amplifier Applying In The Time and Voltage Domain Converters

Author

dont have

Abstract

In this paper a new voltage amplifier is investigated which is employed in the time and voltage domain converters such as analog to digital converters (ADCs) and time to digital converters (TDCs). The time and voltage amplifiers are used in the time and voltage domain converters for increasing the time resolution and accuracy. The voltage and time amplifiers are basically utilized in the ADCs and TDCs which employ the pipeline or interpolation techniques for digitizing the time interval between two input signals. In these converters, the main time or voltage residue is ampliï‌ed by a time or voltage amplifier and fed to the next stage. The proposed voltage amplifier uses a charge pump technique for voltage amplification. The proposed circuit does not use delay lines in its structure and features low circuit complexity, low sensitivity to temperature, power supply and process (PVT) variation and high accuracy compared with the time or voltage amplifiers which previously proposed. The amplifier improves dynamic range of the converters. Therefore, the amplifier produces a exact voltage gain. Also, the linear range of the proposed voltage amplifier is appropriate.

Keywords

References

 
[1]. R. Nonis, W. Grollitsch, T. Santa, D. Cherniak and N. Da Dalt. "A Low-Complexity, Low-Jitter Fractional-N Digital PLL Architecture", IEEE Journal of Solid-State Circuits, vol.48, no.12, pp. 3134-3145, 2013.
[2]. C.-H. Jeong, C.-K. Kwon, H. Kim, I.-C. Hwang and S.-W. Kim. "Low-power, wide-range time-to-digital converter for all digital phase-locked loops", Electronics Letter, vol.49, no.2, pp.96-97, 2013.
[3]. Y. Han, D. Lin, S. Geng, N. Xu, W. Rhee, T.-Y. Oh and Z. Wang. "All-digital PLL with ΔΣ DLL embedded TDC", Electronics Letter, vol.49, no.2, pp.93-94, 2013.
[4]. G.-W. Roberts and M. Ali-Bakhshian. "A brief introduction to time-to- digital and digital-to-time converters", IEEE Transaction on Circuits and Systems, vol.57, no.3, pp.153-157, 2010.
[5] T. Oh, H. Venkatram and U.-K. Moon. "A Time-Based Pipelined ADC Using Both Voltage and Time Domain Information", IEEE Journal of Solid-State Circuits, vol.49, no.4, pp.961-971, April 2014.
[6] K. Kim, Y.-H. Kim, W. Yu and S. Cho. "A 7 bit, 3.75 ps Resolution Two-Step Time-to-Digital Converter in 65 nm CMOS Using Pulse-Train Time Amplifier", IEEE Journal of Solid-State Circuits, vol.48, no.4, pp.1009-1017, April 2013.
[7] K.-S. Kim, W. Yu and S.-H. Cho. "A 9b, 1.12ps resolution 2.5b/stage pipelined time-to-digital converter in 65nm CMOS using time-register", 2013 Symposium on VLSI Circuits (VLSIC), vol., no., pp.136-137, June 2013.
[8] X. Tang, C. Tung Ko and K. Pun. "A Charge-pump and coparator based power-efficient pipelined ADC technique", Elsevier of Microelectronic journal, vol. 43, pp.182-188, 2012.
 
Journal of Modeling in Engineering
Volume 14, Issue 45
June 2016
Pages 123-131

Files

History

  • Receive Date: 28 January 2017
  • Revise Date: 16 September 2017
  • Accept Date: 28 January 2017

Share

How to cite

Statistics